View AD7701_5062902.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. d information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a AD7701 lc 2 mos 16-bit a/d converter features monolithic 16-bit adc 0.0015% linearity error on-chip self-calibration circuitry programmable low-pass filter 0.1 hz to 10 hz corner frequency 0 v to +2.5 v or 6 2.5 v analog input range 4 ksps output data rate flexible serial interface ultralow power applications industrial process control weigh scales portable instrumentation remote data acquisition general description the AD7701 is a 16-bit adc which uses a sigma-delta conver- sion technique. the analog input is continuously sampled by an analog modulator whose mean output duty cycle is proportional to the input signal. the modulator output is processed by an on-chip digital filter with a six-pole gaussian response, which updates the output data register with 16-bit binary words at word rates up to 4 khz. the sampling rate, filter corner fre- quency and output word rate are set by a master clock input that may be supplied externally, or by a crystal-controlled on- chip clock oscillator. the inherent linearity of the adc is excellent, and endpoint accuracy is ensured by self-calibration of zero and full scale which may be initiated at any time. the self-calibration scheme can also be extended to null system offset and gain errors in the input channel. the output data is accessed through a flexible serial port, which has an asynchronous mode compatible with uarts and two synchronous modes suitable for interfacing to shift registers or the serial ports of industry-standard microcontrollers. cmos construction insures low power dissipation, and a power down mode reduces the idle power consumption to only 10 m w. product highlights 1. the AD7701 offers 16-bit resolution coupled with outstand- ing 0.0015% accuracy. 2. no missing codes ensures true, usable, 16-bit dynamic range, removing the need for programmable gain and level-setting circuitry. 3. the effects of temperature drift are eliminated by on-chip self-calibration, which removes zero and gain error. external circuits can also be included in the calibration loop to remove system offsets and gain errors. 4. a flexible synchronous/asynchronous interface allows the AD7701 to interface directly to uarts or to the serial ports of industry-standard microcontrollers. 5. low operating power consumption and an ultralow power standby mode make the AD7701 ideal for loop-powered remote sensing applications, or battery-powered portable instruments. ? analog devices, inc., 1996 one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 617/329-4700 fax: 617/326-8703 functional block diagram 5 dgnd av dd dv dd av ss dv ss sc1 sc2 14 15 7 64 17 agnd a in v ref 9 10 8 13 calibration sram calibration microcontroller 16-bit a/d converter analog modulator cal bp/up sleep 12 11 20 19 clock generator serial interface logic sdata sclk 3 2 1 16 18 clkin clkout mode cs drdy 6-pole gaussian low-pass digital filter AD7701
rev. d C2C (t a = +25 8 c; av dd = dv dd = +5 v; av ss = dv ss = C5 v; v ref = +2.5 v; f clkin = 4.096 mhz; bipolar mode: mode = +5 v; a in source resistance = 1k v 1 with 1 nf to agnd at a in , unless otherwise noted.) AD7701Cspecifications parameter a, s versions 2 b, t versions 2 units test conditions/comments static performance resolution 16 16 bits integral nonlinearity t min to t max 0.0007 % fsr typ 0.003 0.0015 % fsr max differential nonlinearity t min to t max 0.125 0.125 lsb typ guaranteed no missing codes 0.5 0.5 lsb max positive full-scale error 3 0.13 0.13 lsb typ 0.5 0.5 lsb max full-scale drift 4 1.2 ( 2.3 s version) 1.2 ( 2.3 t version) lsb typ unipolar offset error 3 0.25 0.25 lsb typ 1 1 lsb max unipolar offset drift 4 1.6 (+3/C25 s version) 1.6 (+3/C25 t version) lsb typ bipolar zero error 3 0.25 0.25 lsb typ 1 1 lsb max bipolar zero drift 4 0.8 (+1.5/C12.5 s version) 0.8 (+1.5/C12.5 t version) lsb typ bipolar negative full-scale error 3 0.5 0.5 lsb typ 2 2 lsb max bipolar negative full-scale drift 4 0.6 ( 1.2 s version) 0.6 ( 1.2 t version) lsb typ noise (referred to output) 0.1 0.1 lsb rms typ dynamic performance sampling frequency, f s f clkin /256 f clkin /256 hz output update rate, f out f clkin /1024 f clkin /1024 hz filter corner frequency, f C3 db f clkin /409,600 f clkin /409,600 hz settling time to 0.0007% fs 507904/f clkin 507904/f clkin sec for full-scale input step system calibration applies to unipolar and positive full-scale overrange v ref + 0.1 v ref + 0.1 v max bipolar ranges. after cali- positive full-scale overrange v ref + 0.1 v ref + 0.1 v max bration, if a in > v ref , the negative full-scale overrange C(v ref + 0.1) C(v ref + 0.1) v max device will output all 1s maximum offset calibration range 5, 6 if a in < 0 (unipolar) or unipolar input range C(v ref + 0.1) C(v ref + 0.1) v max Cv ref (bipolar), the device bipolar input range C0.4 v ref to +0.4 v ref C0.4 v ref to +0.4 v ref v max will output all 0s. input span 7 0.8 v ref 0.8 v ref v min 2 v ref + 0.2 2 v ref + 0.2 v max analog input unipolar input range 0 to +2.5 0 to +2.5 volts bipolar input range 2.5 2.5 volts input capacitance 10 10 pf typ input bias current 1 1 1 na typ logic inputs all inputs except clkin v inl , input low voltage 0.8 0.8 v max v inh , input high voltage 2.0 2.0 v min clkin v inl , input low voltage 0.8 0.8 v max v inh , input high voltage 3.5 3.5 v min i in , input current 10 10 m a max logic outputs v ol , output low voltage 0.4 0.4 v max i sink = 1.6 ma v oh , output high voltage dv dd C 1 dv dd C 1 v min i source = 100 m a floating state leakage current 10 10 m a max floating state output capacitance 9 9 pf typ
parameter a, s versions 2 b, t versions 2 units test conditions/comments power requirements 8 power supply voltages analog positive supply (av dd ) 4.5/5.5 4.5/5.5 v min/v max digital positive supply (dv dd ) 4.5/av dd 4.5/av dd v min/v max analog negative supply (av ss ) C4.5/C5.5 C4.5/C5.5 v min/v max digital negative supply (dv ss ) C4.5/C5.5 C4.5/C5.5 v min/v max calibration memory retention power supply voltage 2.0 2.0 v min dc power supply currents 8 analog positive supply (ai dd ) 3.2 3.2 ma max typically 2 ma digital positive supply (di dd ) 1.5 1.5 ma max typically 1 ma analog negative supply (ai ss ) 3.2 3.2 ma max typically 2 ma digital negative supply (di ss ) 0.1 0.1 ma max typically 0.03 ma power supply rejection 9 positive supplies 70 70 db typ negative supplies 75 75 db typ power dissipation normal operation 40 40 mw max sleep = logic 1, typically 25 mw standby operation 10 20 (40 s version) 20 (40 t version) m w max sleep = logic 0, typically 10 m w notes 1 1 the a in pin presents a very high impedance dynamic load which varies with clock frequency. 1 2 temperature ranges are as follows: a, b versions; C40 c to +85 c; s, t versions; C55 c to +125 c. 1 3 apply after calibration at the temperature of interest. full-scale error applies for both unipolar and bipolar input ranges. 1 4 total drift over the specified temperature range since calibration at power-up at +25 c. this is guaranteed by design and/or characterization. recalibration at any temperature will remove these errors. 1 5 in unipolar mode the offset can have a negative value (Cv ref ) such that the unipolar mode can mimic bipolar mode operation. 1 6 the specifications for input overrange and for input span apply additional constraints on the offset calibration range. 1 7 for unipolar mode, input span is the difference between full scale and zero scale. for bipolar mode, input span is the difference between positive and negative full-scale points. when using less than the maximum input span, the span range may be placed anywhere within the range of (v ref +0.1) 1 8 all digital outputs unloaded. all digital inputs at 5 v cmos levels. 1 9 applies in 0.1 hz to 10 hz bandwidth. psrr at 60 hz will exceed 120 db due to the digital filter. 10 clkin is stopped. all digital inputs are grounded. specifications subject to change without notice. rev. d C3C AD7701 warning! esd sensitive device caution esd (electrostatic discharge) sensitive device. electrostatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge without detection. although this device features proprietary esd protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality. absolute maximum ratings 1 (t a = +25 c unless otherwise noted) dv dd to agnd . . . . . . . . . . . . . . . . . . . . . . . C0.3 v to +6 v dv dd to av dd . . . . . . . . . . . . . . . . . . . . . . C0.3 v to +0.3 v dv ss to agnd . . . . . . . . . . . . . . . . . . . . . . . . +0.3 v to C6 v av dd to agnd . . . . . . . . . . . . . . . . . . . . . . . . C0.3 v to +6 v av ss to agnd . . . . . . . . . . . . . . . . . . . . . . . . +0.3 v to C6 v agnd to dgnd . . . . . . . . . . . . . . . . . . . . C0.3 v to +0.3 v digital input voltage to dgnd . . . . C0.3 v to dv dd +0.3 v analog input voltage to agnd . . . . . . . . av ss C 0.3 v to av dd + 0.3 v input current to any pin except supplies 2 . . . . . . . . 10 ma operating temperature range commercial plastic (a, b versions) . . . . . C40 c to +85 c industrial cerdip (a, b versions) . . . . . . . C40 c to +85 c extended cerdip (s, t versions) . . . . . . C55 c to +125 c storage temperature range . . . . . . . . . . . C65 c to +150 c lead temperature (soldering, 10 secs) . . . . . . . . . . . +300 c power dissipation (any package) to +75 c . . . . . . . 450 mw derates above +75 c by . . . . . . . . . . . . . . . . . . . . 10 mw/ c notes 1 stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 transient currents of up to 100 ma will not cause scr latch-up.
AD7701 rev. d C4C ordering guide temperature linearity package model range error (% fsr) options* AD7701an C40 c to +85 c 0.003 n-20 AD7701bn C40 c to +85 c 0.0015 n-20 AD7701ar C40 c to +85 c 0.003 r-20 AD7701br C40 c to +85 c 0.0015 r-20 AD7701ars C40 c to +85 c 0.003 rs-28 AD7701aq C40 c to +85 c 0.003 q-20 AD7701bq C40 c to +85 c 0.0015 q-20 AD7701sq C55 c to +125 c 0.003 q-20 AD7701tq C55 c to +125 c 0.0015 q-20 notes *n = plastic dip; q = cerdip; r = soic; rs = ssop. pin function description pin mnemonic description 1 mode selects the serial interface mode. if mode is tied to C5 v, the AD7701 will operate in the asynchronous communications (ac) mode. the sclk pin is configured as an input, and data is transmitted in two bytes, each with one start bit and two stop bits. if mode is tied to dgnd, the synchronous external clocking (sec) mode is selected. sclk is configured as an input, and the output appears without formatting, the msb coming first. if mode is tied to +5 v, the AD7701 operates in the synchronous self-clocking (ssc) mode. sclk is configured as an output, with a clock frequency of f clkln /4 and 25% duty-cycle. 2 clkout clock output to generate an internal master clock by connecting a crystal between clkout and clkin. if an external clock is used, clkout is not connected. 3 clkin clock input for external clock. 4, 17 sc1, sc2 system calibration pins. the state of these pins, when cal is taken high, determines the type of calibration performed. 5 dgnd digital ground. ground reference for all digital signals. 6dv ss digital negative supply, C5 v nominal. 7av ss analog negative supply, C5 v nominal. 8 agnd analog ground. ground reference for all analog signals. 9a in analog input. 10 v ref voltage reference input, +2.5 v nominal. this determines the value of positive full-scale in the unipolar mode and of both positive and negative full-scale in the bipolar mode. 11 sleep sleep mode pin. when this pin is taken low, the AD7701 goes into a low-power mode with typically 10 m w power consumption. 12 bp/ up bipolar/unipolar mode pin. when this pin is low, the AD7701 is configured for a unipolar input range going from agnd to v ref . when pin 12 is high, the AD7701 is configured for a bipolar input range, v ref . 13 cal calibration mode pin. when cal is taken high for more than 4 cycles, the AD7701 is reset and performs a calibration cycle when cal is brought low again. the cal pin can also be used as a strobe to synchronize the operation of several AD7701s. 14 av dd analog positive supply, +5 v nominal. 15 dv dd digital positive supply, +5 v nominal. 16 cs chip select input. when cs is brought low, the AD7701 will begin to transmit serial data in a format deter- mined by the state of the mode pin. 18 drdy data ready output. drdy is low when valid data is available in the output register. it goes high after transmission of a word is completed. it also goes high for four clock cycles when a new data word is being loaded into the out- put register, to indicate that valid data is not available, irrespective of whether data transmission is complete or not. 19 sclk serial clock input/output. the sclk pin in configured as an input or output, dependent on the type of se- rial data transmission that has been selected by the mode pin. when configured as an output in the syn- chronous self-clocking mode, it has a frequency of f clkin /4 and a duty cycle of 25%. 20 sdata serial data output. the AD7701s output data is available at this pin as a 16-bit serial word. the transmis- sion format is determined by the state of the mode pin. dip, cerdip, soic mode sc1 dgnd clkout clkin agnd dv ss av ss a in v ref sdata sclk sc2 cal av dd dv dd drdy cs bp/up sleep top view (not to scale) AD7701 1 2 3 4 5 6 7 8 9 10 14 13 12 11 20 19 18 17 16 15 ssop mode sc1 dgnd clkout clkin agnd dv ss av ss a in v ref sdata sclk sc2 cal av dd dv dd drdy cs bp/up sleep top view (not to scale) AD7701 1 2 3 4 5 6 7 8 9 10 14 13 12 11 20 19 18 17 16 15 21 22 23 24 25 26 27 28 nc nc nc nc nc nc nc nc nc = no connect pin configurations
C5C rev. d AD7701 timing characteristics 1, 2 limit at t min , t max limit at t min , t max parameter (a, b versions) (s, t versions) units conditions/comments f clkin 3, 4 200 200 khz min master clock frequency: internal gate oscillator 5 5 mhz max typically 4.096 mhz 200 200 khz min master clock frequency: externally supplied 5 5 mhz max t r 5 50 50 ns max digital output rise time. typically 20 ns t f 5 50 50 ns max digital output fall time. typically 20 ns t 1 0 0 ns min sc1, sc2 to cal high setup time t 2 50 50 ns min sc1, sc2 hold time after cal goes high t 3 6 1000 1000 ns min sleep high to clkin high setup time ssc mode t 4 7 3/f clkin 3/f clkin ns max data access time ( cs low to data valid) t 5 100 100 ns max sclk falling edge to data valid delay (25 ns typ) t 6 250 250 ns min msb data setup time. typically 380 ns t 7 300 300 ns max sclk high pulse width. typically 240 ns t 8 790 790 ns max sclk low pulse width. typically 730 ns t 9 8 l/f clkin +200 l/f clkin +200 ns max sclk rising edge to hi-z delay (l/f clkin + 100 ns typ) t 10 8, 9 (4/f clkin ) +200 (4/f clkin ) +200 ns max cs high to hi-z delay sec mode f sclk 5 5 mhz serial clock input frequency t 11 35 35 ns min sclk input high pulse width t 12 160 160 ns min sclk low pulse width t 13 7, 10 160 160 ns max data access time ( cs low to data valid). typically 80 ns t 14 11 150 150 ns max sclk falling edge to data valid delay. typically 75 ns t 15 8 250 250 ns max cs high to hi-z delay t 16 8 200 200 ns max sclk falling edge to hi-z delay. typically 100 ns ac mode t 17 40 40 ns min cs setup time. typically 20 ns t 18 180 180 ns max data delay time. typically 90 ns t 19 200 200 ns max sclk falling edge to hi-z delay. typically 100 ns notes 1 1 sample tested at +25 c to ensure compliance. all input signals are specified with t r = t f = 5 ns (10% to 90% of 5 v) and timed from a voltage level of 1.6 v. 1 2 see figures 1 to 6. 1 3 clkin duty cycle range is 20% to 80%. clkin must be supplied whenever the AD7701 is not in sleep mode. if no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated. 1 4 the AD7701 is production tested with f clkin at 4.096 mhz. it is guaranteed by characterization to operate at 200 khz. 1 5 specified using 10% and 90% points on waveform of interest. 1 6 in order to synchronize several AD7701s together using the sleep pin, this specification is met. 1 7 t 4 and t 13 are measured with the load circuit of figure 1 and defined as the time required for an output to cross 0.8 v or 2.4 v. 1 8 t 9 , t 10 , t 15 and t 16 are derived from the measured time taken by the data outputs to change 0.5 v when loaded with the circuit of figure 1. the measured number is then extrapolated back to remove the effects of charging or discharging the 100 pf capacitor. this means that the time quoted in the timing characteristics is the true bus relinquish time of the part and as such as independent of external bus loading capacitance. 1 9 if cs is returned high before all 16 bits are output, the sdata and sclk outputs will complete the current data bit and then go to high impedance. 10 if cs is activated asynchronously to drdy , cs will not be recognized if it occurs when drdy is high for four clock cycles. the propagation delay time may be as great as 4 clkin cycles plus 160 ns. to guarantee proper clocking of sdata when using asynchronous cs , the sclk input should not be taken high sooner than 4 clkin cycles plus 160 ns after cs goes low. 11 sdata is clocked out on the falling edge of the sclk input. (av dd = dv dd = +5 v 6 10%; av ss = dv ss = C5 v 6 10%; agnd = dgnd = o v; f clkin = 4.096 mhz; input levels: logic o = o v, logic 1 = dv dd )
AD7701 rev. d C6C 1.6ma 200 m a c l 100pf to output pin i oh 2.1v + i ol figure 1. load circuit for access time and bus relinquish time data valid t 10 hi-z sdata cs figure 3. ssc mode data hold time cal sc1, sc2 sc1,sc2 valid t 1 t 2 figure 2a. calibration control timing data valid t 15 hi-z sdata cs figure 4a. sec mode data hold time clkin sleep t 3 figure 2b. sleep mode timing hi-z db15 db14 db1 db0 hi-z sdata drdy cs t 12 t 11 t 13 t 14 sclk t 16 figure 4b. sec mode timing diagram terminology linearity error this is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. the endpoints of the transfer function are zero-scale (not to be confused with bipolar zero), a point 0.5 lsb below the first code transition (000 . . . 000 to 000 . . . 001) and full-scale, a point 1.5 lsb above the last code transition (111 . . . 110 to 111 . . . 111). the error is expressed as a percentage of full scale. differential linearity error this is the difference between any codes actual width and the ideal (1 lsb) width. differential linearity error is expressed in lsbs. a differential linearity specification of 1 lsb or less guarantees monotonicity. positive full-scale error positive full-scale error is the deviation of the last code transition (111 . . . 110 to 111 . . . 111) from the ideal (v ref C3/2 lsbs). it applies to both positive and negative analog input ranges and it is expressed in microvolts. unipolar offset error unipolar offset error is the deviation of the first code transition from the ideal (agnd + 0.5 lsb) when operating in the uni- polar mode. it is expressed in microvolts. bipolar zero error this is the deviation of the midscale transition (0111 . . . 111 to 1000 . . . 000) from the ideal (agnd C 0.5 lsb) when operating in the bipolar mode. it is expressed in microvolts. bipolar negative full-scale error this is the deviation of the first code transition from the ideal (Cv ref + 0.5 lsb), when operating in the bipolar mode. it is expressed in microvolts. positive full-scale overrange positive full-scale overrange is the amount of overhead avail- able to handle input voltages greater than +v ref ( for example, noise peaks or excess voltages due to system gain errors in system calibration routines) without introducing errors due to overloading the analog modulator or overflowing the digital filter. it is expressed in millivolts. negative full-scale overrange this is the amount of overhead available to handle voltages below Cv ref without overloading the analog modulator or overflowing the digital filter. note that the analog input will accept negative voltage peaks even in the unipolar mode. the overhead is expressed in millivolts. hi-z db15 db14 db1 db0 hi-z sclk sdata clkin cs hi-z t 7 t 6 t 5 t 9 t 4 t 8 figure 5. ssc mode timing diagram hi-z start db8 db9 db7 stop 1 stop 2 hi-z high byte low byte sdata sclk drdy cs t 17 t 18 t 19 figure 6. ac mode timing diagram
C7C rev. d AD7701 the AD7701 can perform self-calibration using the on-chip calibration microcontroller and sram to store calibration parameters. a calibration cycle may be initiated at any time using the cal control input. other system components may also be included in the calibration loop to remove offset and gain errors in the input channel. for battery operation, the AD7701 also offers a standby mode that reduces idle power consumption to typically 10 m w. theory of operation the general block diagram of a sigma-delta adc is shown in figure 8. it contains the following elements. 1. a sample-hold amplifier. 2. a differential amplifier or subtracter. 3. an analog low-pass filter. 4. a 1-bit a/d converter (comparator). 5. a 1-bit dac. 6. a digital low-pass filter. in operation, the analog signal sample is fed to the subtracter, along with the output of the 1-bit dac. the filtered difference signal is fed to the comparator, whose output samples the difference signal at a frequency many times that of the analog signal sampling frequency (oversampling). analog low-pass filter comparator digital filter digital data s/h amp dac figure 8. general sigma-delta adc oversampling is fundamental to the operation of sigma-delta adcs. using the quantization noise formula for an adc: snr = ( 6 .02 number of bits + 1.76) db a 1-bit adc or comparator yields an snr of 7.78 db. the AD7701 samples the input signal at 16 khz, which spreads the quantization noise from 0 to 8 khz. since the specified analog input bandwidth of the AD7701 is only 0 to 10 hz, the noise energy in this bandwidth would be only 1/800 of the total quantization noise, even if the noise energy was spread evenly throughout the spectrum. it is reduced still further by analog filtering in the modulator loop, which shapes the quantization noise spectrum to move most of the noise energy to frequencies above 10 hz. the snr performance in the 0 to 10 hz range is conditioned to the 16-bit level in this fashion. the output of the comparator provides the digital input for the 1-bit dac, so that the system functions as a negative feedback loop that tries to minimize the difference signal. the digital data that represents the analog input voltage is contained in the duty cycle of the pulse train appearing at the output of the compara- tor. it can be retrieved as a parallel binary data word using a digital filter. offset calibration range in the system calibration modes (sc2 low) the AD7701 calibrates its offset with respect to the a in pin. the offset calibration range specification defines the range of voltages, expressed as a percentage of v ref that the AD7701 can accept and still calibrate offset accurately. full-scale calibration range this is the range of voltages that the AD7701 can accept in the system calibration mode and still calibrate full-scale correctly. input span in system calibration schemes, two voltages applied in sequence to the AD7701s analog input define the analog input range. the input span specification defines the minimum and maxi- mum input voltages from zero to full-scale that the AD7701 can accept and still calibrate gain accurately. the input span is ex- pressed as a percentage of v ref. general description the AD7701 is a 16-bit a/d converter with on-chip digital filtering, intended for the measurement of wide dynamic range, low frequency signals such as those representing chemical, physical or biological processes. it contains a charge-balancing (sigma-delta) adc, calibration microcontroller with on-chip static ram, a clock oscillator and a serial communications port. the analog input signal to the AD7701 is continuously sampled at a rate determined by the frequency of the master clock, clkin. a charge-balancing a/d converter (sigma-delta modulator) converts the sampled signal into a digital pulse train whose duty cycle contains the digital information. a six-pole gaussian digital low-pass filter processes the output of the modulator and updates the 16-bit output register at a 4 khz rate. the output data can be read from the serial port randomly or periodically at any rate up to 4 khz. AD7701 mode sdata sc1 dgnd clkout clkin agnd sclk sc2 cal cs bp/up dv ss dv dd sleep range select calibrate analog input analog ground ?v analog supply 0.1 m f serial data serial clock read (transmit) data ready +5v analog supply 2.5v 0.1 m f 0.1 m f voltage reference drdy 0.1 m f 10 m f av dd v ref a in av ss 0.1 m f 10 m f figure 7. typical system connection diagram
AD7701 rev. d C8C filter characteristics the cutoff frequency of the digital filter is f clk /409600. at the maximum clock frequency of 4.096 mhz, the cutoff frequency of the filter is 10 hz and the output rate is 4 khz. figure 10 shows the filter frequency response. this is a 6-pole gaussian response that provides 55 db of 60 hz rejection for a 10 hz cutoff frequency. if the clock frequency is halved to give a 5 hz cutoff, 60 hz rejection is better than 90 db. a normalized s-domain pole-zero plot of the filter is shown in figure 11. the response of the filter is defined by: h(x) = [1 + 0.693 x 2 + 0.240 x 4 + 0.0555 x 6 + 0.00962 x 8 + 0.00133 x 10 + 0.000154 x 12 ] C0.5 where: x = f/f 3 db , f 3 db = f clkin /409600, and f is the frequency of interest. f clk = 2mhz f clk = 1mhz f clk = 4mhz 1 10 100 frequency ?hz 20 0 ?0 ?0 ?0 ?0 ?00 ?20 ?40 ?60 gain ?dbs figure 10. frequency response of AD7701 filter jw s 0 j1 j2 ? ? ?1 ?2 s1,2 = ?.4663 + j1.8191 s3,4 = ?.7553 + j1.0005 s5,6 = ?.8739 + j0.32272 figure 11. normalized pole-zero plot of AD7701 filter since the AD7701 contains this on-chip, low-pass filtering, there is a settling time associated with step function inputs, and data will be invalid after a step change until the settling time has elapsed. the AD7701 is therefore unsuitable for high speed multiplexing, where channels are switched and converted se- quentially at high rates, as switching between channels can cause a step change in the input. rather, it is intended for dis- tributed converter systems using one adc per channel. however, slow multiplexing of the AD7701 is possible, provided that the settling time is allowed to elapse before data for the new channel is accessed. sigma-delta adcs are generally described by the order of the analog low-pass filter. a simple example of a first order sigma- delta adc is shown in figure 9. this contains only a first-order low-pass filter or integrator. it also illustrates the derivation of the alternative name for these devices: charge-balancing adcs. c r r a in integrator to digital filter clock 1-bit dac strobed comparator +v ref ? ref figure 9. sec basic charge-balancing adc the term charge-balancing comes from the fact that this system is a negative feedback loop that tries to keep the net charge on the integrator capacitor at zero, by balancing charge injected by the input voltage with charge injected by the 1-bit dac. when the analog input is zero, the only contribution to the integrator output comes from the 1-bit dac. for the net charge on the integrator capacitor to be zero, the dac output must spend half its time at +1 v and half its time at C1 v. assuming ideal components, the duty cycle of the comparator will be 50%. when a positive analog input is applied, the output of the 1-bit dac must spend a larger proportion of the time at +1 v, so the duty cycle of the comparator increases. when a negative input voltage is applied, the duty cycle decreases. the AD7701 uses a second-order sigma-delta modulator and a sophisticated digital filter that provides a rolling average of the sampled output. after power-up or if there is a step change in the input voltage, there is a settling time that must elapse before valid data is obtained. digital filtering the AD7701s digital filter behaves like a similar analog filter, with a few minor differences. first, since digital filtering occurs after the a to d conversion process, it can remove noise injected during the conversion process. analog filtering cannot do this. on the other hand, analog filtering can remove noise super- imposed on the analog signal before it reaches the adc. digital filtering cannot do this and noise peaks riding on signals near full scale have the potential to saturate the analog modulator and digital filter, even though the average value of the signal is within limits. to alleviate this problem, the AD7701 has over- range headroom built into the sigma-delta modulator and digital filter which allows overrange excursions of 100 mv. if noise signals are larger than this, consideration should be given to analog input filtering, or to reducing the gain in the input channel so that a full-scale input (2.5 v) gives only a half-scale input to the AD7701 (1.25 v). this will provide an overrange capability greater than 100% at the expense of reducing the dynamic range by 1 bit (50%).
C9C rev. d AD7701 the output settling of the AD7701 in response to a step input change is shown in figure 12. the gaussian response has fast settling with no overshoot, and the worst-case settling time to 0.0007% ( 0.5 lsb) is 125 ms with a 4.096 mhz master clock frequency. percent of final value 100 80 60 40 20 0 0 40 80 120 160 time ?ms figure 12. AD7701 step response using the AD7701 system design considerations the AD7701 operates differently from successive approxima- tion adcs or other integrating adcs. since it samples the sig- nal continuously, like a tracking adc, there is no need for a start convert command. the 16-bit output register is updated at a 4 khz rate, and the output can be read at any time, either syn- chronously or asynchronously. clocking the AD7701 requires a master clock input, which may be an external ttl/cmos compatible clock signal applied to the clkin pin (clkout not used). alternatively, a crystal of the correct frequency can be connected between clkin and clkout, when the clock circuit will function as a crystal- controlled oscillator. the input sampling frequency, output data rate, filter character- istics and calibration time are all directly related to the master clock frequency f clkin by the ratios given in the specification table. therefore, the first step in system design with the AD7701 is to select a master clock frequency suitable for the bandwidth and output data rate required by the application. analog input ranges the AD7701 performs conversion relative to an externally supplied reference voltage, which allows easy interfacing to ratiometric systems. in addition, either unipolar or bipolar input voltage range may be selected using the bp/ up input. with bp/ up tied low, the input range is unipolar and the span is 0 to +v ref . with bp/ up tied high, the input range is bipolar and the span is v ref . in the bipolar mode both positive and negative full scale are directly determined by v ref . this offers superior tracking of positive and negative full scale and better midscale (bipolar zero) stability than bipolar schemes that simply scale and offset the input range. the digital output coding for the unipolar range is unipolar binary; for the bipolar range it is offset binary. bit weights for the unipolar and bipolar modes are shown in table i. the input voltages and output codes for unipolar and bipolar ranges, using the recommended +2.5 v reference, are shown in table ii. table i. bit weight table (2.5 v reference voltage) unipolar mode bipolar mode m v lsbs % fs ppm fs lsbs % fs ppm fs 10 0.26 0.0004 4 0.13 0.0002 2 19 0.5 0.0008 8 0.26 0.0004 4 38 1.00 0.0015 15 0.5 0.0008 8 76 2.00 0.0031 31 1.00 0.0015 15 153 4.00 0.0061 61 2.00 0.0031 31 table ii. output coding unipolar mode bipolar mode input relative to input in volts input relative to input in volts output data fs and agnd fs and agnd 1111 1111 1111 1111 +v ref C 1.5 lsb +2.499943 +v ref C 1.5 lsb +2.499886 1111 1111 1111 1110 +v ref C 2.5 lsb +2.499905 +v ref C 2.5 lsb +2.499810 1111 1111 1111 1101 +v ref C 3.5 lsb +2.499867 +v ref C 3.5 lsb +2.499733 1111 1111 1111 1100 1000 0000 0000 0001 +v ref /2 + 0.5 lsb +1.250019 agnd + 0.5 lsb +0.000038 1000 0000 0000 0000 +v ref /2 C 0.5 lsb +1.249981 agnd C 0.5 lsb C0.000038 0111 1111 1111 1111 +v ref /2 C 1.5 lsb +1.249943 agnd C 1.5 lsb C0.000114 0111 1111 1111 1110 0000 0000 0000 0011 agnd + 2.5 lsb +0.000095 Cv ref + 2.5 lsb C2.499810 0000 0000 0000 0010 agnd + 1.5 lsb +0.000057 Cv ref + 1.5 lsb C2.499886 0000 0000 0000 0001 agnd + 0.5 lsb +0.000019 Cv ref + 0.5 lsb C2.499962 0000 0000 0000 0000 notes 1 v ref = +2.5 v 2 agnd = 0 v 3 unipolar mode, 1 lsb = 2.5 v/655536 = 0.000038 v 4 bipolar mode, 1 lsb = 5 v/65536 = 0.000076 v 5 inputs are voltages at code transitions.
AD7701 rev. d C10C input signal conditioning reference voltages from +1 v to +3 v may be used with the AD7701, with little degradation in performance. input ranges that cannot be accommodated by this range of reference voltages may be achieved by input signal conditioning. this may take the form of gain to accommodate a smaller signal range, or passive attenuation to reduce a larger input voltage range. source resistance if passive attenuators are used in front of the AD7701, care must be taken to ensure that the source impedance is suffi- ciently low. the AD7701 has an analog input with over 1 g w dc input resistance. in parallel with this there as a small dy- namic load which varies with the clock frequency (see figure 13). each time the analog input is sampled, a 10 pf capacitor draws a charge packet of maximum 1 pc (10 pf 100 mv) a in r1 r2 c ext agnd AD7701 v os 100mv c in 10pf figure 13. equivalent input circuit and input attenuator from the analog source with a frequency f clkin /256. for a 4.096 mhz clkin, this yields an average current draw of 16 na. after each sample the AD7701 allows 62 clock periods for the input voltage to settle. the equation which defines settling time is: v o = v in [1 C e Ct/rc ] where: v o is the final settled value, v in is the value of the input signal, r is the value of the input source resistance, c is the 10 pf sample capacitor, t is equal to 62/f clkin . from this, the following equation can be developed which gives the maximum allowable source resistance, r s(max) , for an error of v e : r s ( max ) = 62 f clkin (10 pf ) ln (100 mv / v e ) provided the source resistance is less than this value, the analog input will settle within the desired error band in the requisite 62 clock periods. insufficient settling leads to offset errors. these can be calibrated in system calibration schemes. if a limit of 10 m v (0.25 lsb at 16 bits) is set for the maximum offset voltage, then the maximum allowable source resistance is 160 k w from the above equation, assuming that there is no external stray capacitance. an rc filter may be added in front of the AD7701 to reduce high frequency noise. with an external capacitor added from a in to agnd, the following equation will specify the maximum allowable source resistance: r s ( max ) = 62 f clkin ( c in + c ext ) ln 100 mv c in /( c in + c ext ) v e ? ? the practical limit to the maximum value of source resistance is thermal (johnson) noise. a practical resistor may be modeled as an ideal (noiseless) resistor in series with a noise voltage source or in parallel with a noise current source. v n = ? 4 ktrf volts i n = ? 4 ktf / r amperes where: k is boltzmanns constant (1.38 10 C23 j/k) and t is temperature in degrees kelvin ( c + 273). active signal conditioning circuits such as op amps generally do not suffer from problems of high source impedance. their open loop output resistance is normally only tens of ohms and, in any case, most modern general purpose op amps have sufficiently fast closed loop settling time for this not to be a problem. offset voltage in op amps can be eliminated in a system calibration routine. with the wide dynamic range and small lsb size of the AD7701, noise can also be a problem, but the digital filter will reject most broadband noise above its cutoff frequency. how- ever, in certain applications there may be a need for analog input filtering. antialias considerations the digital filter of the AD7701 does not provide any rejection at integer multiples of the sampling frequency (nf clkln /256, where n = 1, 2, 3 . . . ). with a 4.096 mhz master clock there are narrow ( 10 hz) bands at 16 khz, 32 khz, 48 khz, etc., where noise passes unattenuated to the output. however, due to the AD7701s high oversampling ratio of 800 (16 khz to 20 hz) these bands occupy only a small fraction of the spectrum, and most broadband noise is filtered. the reduction in broadband noise is given by: e out = e in 2 f c / f s = 0.035 e in where: e ln and e out are rms noise terms referred to the input f c is the filter C3 db corner frequency (f clkin /409600) and f s is the sampling frequency (f clkin /256). since the ratio of f s to f clkin is fixed, the digital filter reduces broadband white noise by 96.5% independent of the master clock frequency.
C11C rev. d AD7701 voltage reference connections the voltage applied to the v ref pin defines the analog input range. the specified reference voltage is 2.5 v, but the AD7701 will operate with reference voltages from 1 v to 3 v with little degradation in performance. the reference input presents exactly the same dynamic load as the analog input, but in the case of the reference input, source resistance and long settling time introduce gain errors rather than offset errors. fortunately, most precision references have sufficiently low output impedance and wide enough bandwidth to settle to 10 m v within 62 clock cycles. agnd AD7701 +5v av dd v ref lt1019 figure 14. typical external reference connections the digital filter of the AD7701 removes noise from the reference input, just as it does with noise at the analog input, and the same limitations apply regarding lack of noise rejection at integer multiples of the sampling frequency. if reference noise is a problem, some voltage references offer noise reduction schemes using an external capacitor. alternatively, a simple rc filter may be used, as shown in figure 15. +5v ad580 agnd AD7701 av dd v ref r f 13k w c f 100pf figure 15. filtered reference input the same considerations apply to this filter as to a filter at the analog input. in this case: [ r f ( c f + 10 pf )] = 62 f clkin ln 100 mv c in ( c in + c f ) v fse ? ? where: f clkin is the master clock frequency and v fse is the maximum desired error in volts. grounding and supply decoupling agnd is the ground reference voltage for the AD7701, and is completely independent of dgnd. any noise riding on the agnd input with respect to the system analog ground will cause conversion errors. agnd should therefore be used as the system ground and also as the ground for the analog input and the reference voltage. the analog and digital power supplies to the AD7701 are independent and separately pinned out, to minimize coupling between analog and digital sections of the device. the digital filter will provide rejections of broadband noise on the power supplies, except at integer multiples of the sampling frequency. therefore, the two analog supplies should be decoupled to agnd using 100 nf ceramic capacitors to provide power supply noise rejections at these frequencies. the two digital supplies should similarly be decoupled to dgnd. accuracy and autocalibration sigma-delta adcs, like vfcs and other integrating adcs, do not contain any source of nonmonotonicity and inherently offer no-missing-codes performance. the AD7701 achieves excellent linearity ( 0.0007%) by the use of high quality, on-chip silicon dioxide capacitors, which have a very low capacitance/voltage coefficient. the AD7701 offers two self-calibration modes using the on-chip calibration microcontroller and sram. table iii is a truth table for the calibration control inputs sc1 and sc2. in the self-calibration mode, zero-scale is calibrated against the agnd pin and full scale is calibrated against the v ref pin, to remove internal errors. note that in the bipolar mode the AD7701 calibrates positive full scale and midscale (bipolar zero). in the system-calibration mode, the AD7701 calibrates its zero and full scale to voltages present on the analog input pin in two sequential steps. this allows system offsets and/or gain errors to be nulled out. system ref hi a in system ref lo analog mux a0 a1 signal conditioning AD7701 micro computer sclk sdata cal sc1 sc2 figure 16. typical connections for system calibration a typical system calibration scheme is shown in figure 16. in normal operation the analog signal is fed to the AD7701 via an analog multiplexer. when the system is to be calibrated, a in is first switched to the system ref lo via the multiplexer and cal is strobed high, with sc1 and sc2 both high. ain is then switched to the system ref hi and cal is strobed, with sc1 low and sc2 high. in this way, the effect of all error sources
AD7701 rev. d C12C between the multiplexer and the AD7701 is removed. op amps and other signal conditioning circuits may be used in front of the AD7701, without worrying about their absolute gain or offset errors. note that the absolute value of the reference supplied to the AD7701 is no longer important, provided it has adequate short-term stability between calibration cycles, as full scale is calibrated to the system reference. if system offset errors are important but system gain errors are not, then a one step system calibration may be performed with sc1 high and sc2 low. in this case, offset is calibrated against a in , which should be connected to system ref lo during calibration, but full scale is calibrated against the AD7701s v ref input. system calibration schemes will yield better accuracy than self- calibration, even if there are no system errors. using self- calibration, errors arise due to the mismatch in source impedances between the references during calibration (agnd and v ref ) and the analog input during normal operation. in system cali- bration, the source impedances inherently remain identical, such that the theoretical limit to system accuracy is calibration resolution. the practical limit is the noise floor of the AD7701. note that in system calibration, ref lo does not necessarily mean the system ground or zero volts. the AD7701 can be calibrated to measure between any two voltages that lie within its calibration range by deliberately making ref lo nonzero. for example, if ref lo is +0.5 v and ref hi is +2.5 v, the unipolar span will be between these limits. calibration range when designing system calibration schemes, care must be taken to ensure that the worst-case system errors do not cause the overrange headroom of the AD7701 to be exceeded. although the measurement error caused by offset and gain errors can be nulled out, the actual error voltages will still be present at the analog input and can cause overloading of the analog modulator or overflow of the digital filter. with a 2.5 v reference, the maximum input voltage is (+v ref + 100 mv), and the minimum input voltage is (Cv ref C 100 mv). power-up and calibration a calibration cycle must be carried out after power-up to initial- ize the device to a consistent starting condition and correct cali- bration. the cal pin must be held high for at least four clock cycles, after which calibration is initiated on the falling edge of cal and takes a maximum of 3,145,655 clock cycles (approxi- mately 768 ms, with a 4.096 mhz clock). see table iii. the type of calibration cycle initiated by cal is determined by the sc1 and sc2 inputs, in accordance with table iii. the power dissipation and temperature drift of the AD7701 are low and no warm-up time is required before the initial calibra- tion is performed. however, the system reference must have stabilized before calibration is initiated. power supply sequencing the positive digital supply (dv dd ) must never exceed the positive analog supply (av dd ) by more than 0.3 v. power supply sequencing is therefore important. if separate analog and digital supplies are used, care must be taken to ensure that the analog supply is powered up first. it is also important that power is applied to the AD7701 before signals at v ref , a in or the logic input pins in order to avoid any possibility of latch-up. if separate supplies are used for the AD7701 and the system digital circuitry, then the AD7701 should be powered up first. a typical scheme for powering the AD7701 from a single set of 5 v rails is shown in the system connection diagram, figure 7. in this circuit av dd and dv dd are brought along separate tracks from the same +5 v supply. thus, there is no possibility of the digital supply coming up before the analog supply. grounding the AD7701 uses the analog ground connection, agnd, as the measurement reference node. it should be used as the reference node for both the analog input signal and the reference voltage at the v ref pin. the analog and digital power supplies to the AD7701 die are pinned out separately to minimize coupling between the analog and digital sections of the chip. all four supplies should be decoupled separately to their respective grounds as shown in figure 7. the on-chip digital filtering of the AD7701 further enhances power supply rejection by attenuating noise injected into the conversion process. single supply operation figure 17 shows a circuit to power the AD7701 from a single +10 v supply, using an op amp to provide a half supply refer- ence point for agnd and dgnd. as the digital i/o pins are referenced to this point, level shifting is required for external digital communications. if galvanic isolation is required in the system, level shifting and isolation can both be provided by opto-isolators. table iii. calibration truth table cal sc1 sc2 cal type zero reference fs reference sequence calibration time 0 0 self-cal agnd v ref one step 3,145,655 clock cycles 1 1 system offset a in C 1st step 1,052,599 clock cycles 0 1 system gain C a in 2nd step 1,068,813 clock cycles 1 0 system offset a in v ref one step 2,117,389 clock cycles note drdy remains high throughout the calibration sequence. in the self-cal mode, drdy falls once the AD7701 has settled to the analog input. in all other modes drdy falls as the device begins to settle.
C13C rev. d AD7701 agnd AD7701 av dd v ref 10k w 10k w 0.1 m f 0.1 m f dv dd dgnd av ss dv ss 0.1 m f ref 10v 1v ad707 0.1 m f figure 17. single supply operation sleep mode the low power standby mode is initiated by taking the sleep input low, which shuts down all analog and digital circuits and reduces power consumption to 10 m w. the calibration coeffi- cients are still retained in memory, but as the converter has been quiescent, it is necessary to wait for the filter settling time (507,904 cycles) before accessing the output data. digital interface the AD7701s serial communications port allows easy inter- facing to industry-standard microprocessors. three different modes of operations are available, optimized for different types of interface. synchronous self-clocking mode (ssc) the ssc mode (mode pin high) allows easy interfacing to serial-parallel conversion circuits in systems with parallel data communication. this mode allows interfacing to 74xx299 universal shift registers without any additional decoding. the ssc mode can also be used with microprocessors such as the 68hc11 and 68hc05, which allow an external device to clock their serial port. figure 18 shows the timing diagram for the ssc mode. data is clocked out by an internally generated serial clock. the AD7701 divides each sampling interval into sixteen distinct periods. eight periods of 64 clock pulses are for analog settling and eight periods of 64 clock pulses are for digital computation. the status of cs is polled at the beginning of each digital computation period. if it is low at any of these times then sclk will become active and the data word currently in the output register will be transmitted, msb first. after the lsb has been transmitted drdy goes high and sdata goes three-state. if cs , having been brought low, is taken high again at any time during data transmission, sdata and sclk will go three-state after the current bit finishes. if cs is subsequently brought low, transmission will resume with the next bit during the sub- sequent digital computation period. if transmission has not been initiated and completed by the time the next data word is available, drdy will go high for four clock cycles then low again as the new word is loaded into the output register. a more detailed diagram of the data transmission in the ssc mode is shown in figure 19. data bits change on the falling edge of sclk and are valid on the rising edge of sclk. analog settling digital computation sclk (o) sdata (o) hi-z hi-z hi-z hi-z msb lsb drdy (o) digital computation cs polled cs (i) internal status 72 clkin cycles 64 clkin cycles 64 clkin cycles 1024 clkin cycles figure 18. timing diagram for ssc data transmission mode
AD7701 rev. d C14C synchronous external clock mode (sec) the sec mode (mode pin grounded) is designed for direct interface to the synchronous serial ports of industry-standard microprocessors such as the cops series, 68hc11 and 68hc05. the sec mode also allows customized interfaces, using i/o port pins, to microprocessors that do not have a direct fit with the AD7701s other modes. as shown in figure 20, a falling edge on cs enables the serial data output with the msb initially valid. subsequent data bits change on the falling edge of an externally supplied sclk. after the lsb has been transmitted, drdy goes high and sdata goes three-state. if cs is low and the AD7701 is still transmitting data when a new data word becomes available, the old data word continues to be transmitted and the new data is lost. if cs is taken high at any time during data transmission, sdata and sclk will go three-state immediately. if cs re- turns low, the AD7701 will continue transmission with the same data bit. if transmission has not been initiated and completed by the time the next data word becomes available, and if cs is high, drdy will return high for four clock cycles, then fall as the new word is loaded into the output register. clkin (i) drdy (o) sdata (o) db15 (msb) db14 db2 db1 db0 (lsb) hi-z hi-z sclk (o) hi-z hi-z cs (i) 72 clkin cycles figure 19. ssc mode showing data timing relative to sclk sclk (i) sdata (o) db15 (msb) db14 db13 db1 db0 (lsb) hi-z hi-z drdy (o) cs (i) figure 20. timing diagram for the sec mode
C15C rev. d AD7701 asynchronous communications (ac) mode the ac mode (mode pin tied to C5 v) offers a uart- compatible interface which allows the AD7701 to transmit data asynchronously from remote locations. an external sclk sets the baud rate and data is transmitted in two bytes in uart- compatible format. using the ac mode, the AD7701 can be interfaced direct to microprocessors with uart interfaces, such as the 8051 and tms70x2. data transmission is initiated by cs going low. if cs is low on a falling edge of sclk, the AD7701 begins transmitting an 8-bit data byte (db8Cdb15) with one start bit and two stop bits, as in figure 21. the sdata output will then go three-state. the second byte is transmitted by bringing cs low again and db0 to db7 are transmitted in the same format as the first byte. uart baud rates are typically low compared to the AD7701s 4 khz output update rate. if cs is low and data is still being transmitted when a new data word becomes available, the new data will be ignored. however, if cs has been taken high between bytes, when a new data word becomes available, the AD7701 could update the output register before the second byte is transmitted. in this case, the uart would receive the first byte of the new word instead of the second byte of the old word. when using the ac mode, care must obviously be taken to ensure that this does not occur. digital noise and output loading as mentioned earlier, the AD7701 divides its internal timing into two distinct phases, analog sampling and settling and digital computation. in the ssc mode, data is transmitted only during the digital computation periods, to minimize the effects of digital noise on analog performance. in the sec and ac modes data transmission is externally controlled, so this automatic safeguard does not exist. whatever mode of operation is used, resistive and capacitive loads on digital outputs should be minimized in order to reduce crosstalk between analog and digital portions of the circuit. for this reason connection to low-power cmos logic such as one of the 4000 series or 74c families is recommended. it is especially important to minimize the load on sdata in the ac mode, as transmission in this mode is inherently asynchro- nous. in the sec mode the AD7701 should be synchronized to the digital system clock via clkin. sclk (i) sdata (o) db9 start bit db8 db14 db15 stop bit db0 db1 db6 db7 hi-z stop bit start bit stop bit stop bit drdy (o) cs (i) figure 21. timing diagram for asynchronous communications mode
AD7701 rev. d C16C c1432bC2C9/96 printed in u.s.a. outline dimensions dimensions shown in inches and (mm). 20-pin plastic dip (n-20) 0.210 (5.33) max 0.160 (4.06) 0.115 (2.93) 0.022 (0.558) 0.014 (0.356) 0.100 (2.54) bsc 0.325 (8.25) 0.300 (7.62) 0.015 (0.381) 0.008 (0.204) 0.195 (4.95) 0.115 (2.93) 0.070 (1.77) 0.045 (1.15) seating plane 0.060 (1.52) 0.015 (0.38) 0.130 (3.30) min 1.060 (26.90) 0.925 (23.50) pin 1 0.280 (7.11) 0.240 (6.10) 20 1 11 10 20-pin cerdip (q-20) 0.320 (8.13) 0.290 (7.37) 0.015 (0.38) 0.008 (0.20) 15 0 0.005 (0.13) min pin 1 0.098 (2.49) max 0.310 (7.87) 0.220 (5.59) 10 11 1 20 1.060 (26.92) max 0.200 (5.08) max 0.023 (0.58) 0.014 (0.36) 0.200 (5.08) 0.125 (3.18) 0.100 (2.54) bsc 0.070 (1.78) 0.030 (0.76) 0.060 (1.52) 0.015 (0.38) 0.150 (3.81) min seating plane 20-lead soic (r-20) pin 1 0.2992 (7.60) 0.2914 (7.40) 0.4193 (10.65) 0.3937 (10.00) 1 20 11 10 0.0125 (0.32) 0.0091 (0.23) 0.0500 (1.27) 0.0157 (0.40) 8 0 0.0291 (0.74) 0.0098 (0.25) x 45 0.5118 (13.00) 0.4961 (12.60) 0.0192 (0.49) 0.0138 (0.35) 0.0500 (1.27) bsc 0.0118 (0.30) 0.0040 (0.10) 0.1043 (2.65) 0.0926 (2.35) 28-lead ssop (rs-28) 28 15 14 1 0.407 (10.34) 0.397 (10.08) 0.311 (7.9) 0.301 (7.64) 0.212 (5.38) 0.205 (5.21) pin 1 seating plane 0.008 (0.203) 0.002 (0.050) 0.07 (1.79) 0.066 (1.67) 0.0256 (0.65) bsc 0.078 (1.98) 0.068 (1.73) 0.015 (0.38) 0.010 (0.25) 0.009 (0.229) 0.005 (0.127) 0.03 (0.762) 0.022 (0.558) 8 0

▲Up To Search▲

Price & Availability of AD7701

	To Download AD7701 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .